Analog Front End: 8x 12-bit 2 GSPSADCs, 4x 12-bit 200 MSPS ADCs, TVM, PLL, LDO
You are here:
10/100 Ethernet PHY IP, UMC 90nm SP process
10/100 Base-TX Fast Ethernet PHY, UMC 90nm SP/RVT Low-K Logic process.
查看 10/100 Ethernet PHY IP, UMC 90nm SP process 详细介绍：
- 查看 10/100 Ethernet PHY IP, UMC 90nm SP process 完整数据手册
- 联系 10/100 Ethernet PHY IP, UMC 90nm SP process 供应商