180nm FTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
1 mA LDO voltage regulator (output voltage 0.4V…0.9V)
040TSMC_LDO_01 is a low drop out voltage regulator designed to supply integrated circuits with stable and precise voltage. The LDO receives the input voltage VIN +1.62V…+3.63V and converts this voltage into a voltage VOUT 0.4V…0.9V. This voltage is programmed by the MCU using the bus LDO_adj <5:0> and adjustable from 0.4V to 0.9V. The block consists of a differential amplifier, pass transistor, resistive and capacitive divider.
查看 1 mA LDO voltage regulator (output voltage 0.4V…0.9V) 详细介绍：
- 查看 1 mA LDO voltage regulator (output voltage 0.4V…0.9V) 完整数据手册
- 联系 1 mA LDO voltage regulator (output voltage 0.4V…0.9V) 供应商
LDO IP
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
- Analog Front End: 2x 12-bit 4 GSPS IQ ADCs, 2x 12-bit 8GSPS IQ DACs, bandgap, temp sensor, PLL, 4 x LDO
- LDO Linear Voltage Regulator
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL
- Capless 1.8V output LDO with 2.0-3.6V input range - 0.18 EF