MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and 55nm)
Programmable LVDS Transmitter/Receiver - TSMC 90nm
查看 1.6 Gbps DDR Programmable LVDS Transmitter/Receiver 详细介绍:
- 查看 1.6 Gbps DDR Programmable LVDS Transmitter/Receiver 完整数据手册
- 联系 1.6 Gbps DDR Programmable LVDS Transmitter/Receiver 供应商
LVDS IP
- TSMC GF LVDS Tx/Rx with optional CMOS I/O
- TSMC FPD-Link / OpenLDI / LVDS forwarded clock SERDES Link
- TSMC 3nm (N3E) 1.5V LVDS
- TSMC 3nm (N3E) 1.2V LVDS Tx/Rx with 1.8V BGR
- Display LVDS/MIPI D-PHY/sub-LVDS combo Transmitter 1.0G/2.5G/1.0Gbps 10-Lane
- LVDS IO handling data rate up to 50Mbps with maximum loading 60pF