90nm OTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
1.2V GPIO
The 1.2V GPIO library provides a bidirectional I/O driver for Parallel Trace Interface applications. This cell is compliant with version 2.0 of the the MIPI Specification for Parallel Trace Interface.
This 5nm library is available in an inline flip chip implementation.
To design a functional I/O power domain with these cells, an additional library is required – 1.8V Support: Power. That library contains isolated analog I/O, and a full complement of power cells along with spacer cells to assemble a complete pad ring by abutment. An included rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.
This 5nm library is available in an inline flip chip implementation.
To design a functional I/O power domain with these cells, an additional library is required – 1.8V Support: Power. That library contains isolated analog I/O, and a full complement of power cells along with spacer cells to assemble a complete pad ring by abutment. An included rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.
查看 1.2V GPIO 详细介绍：
- 查看 1.2V GPIO 完整数据手册
- 联系 1.2V GPIO 供应商
GPIO IP
- APB4 General Purpose Input/Output Module
- DO-254 AXI General Purpose Input/Output (GPIO) 1.00a
- A 28nm 1.8V-3.3V Fail-Safe General-Purpose IO & OSC
- A 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- A 16nm/12nm Flip-Chip IO library with dynamically switchable 1.8V/3.3V GPIO, 5V I2C open-drain, 5V OTP and 1.8V / 3.3V analog
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell