1.25 Gbps LVDS IPs library
• Transmitter LVDS driver (TX_LVDS);
• Receiver LVDS driver (RX_LVDS);
• Reduced range link receiver LVDS driver (RX_LVDS_R);
• Transceiver LVDS driver (RX_TX_LVDS);
• Reference current/voltage generators (RS_TOP);
• Bias block (LVDSBIAS8X) for 8 LVDS drivers
RX_TX_LVDS driver has five available operation modes: transmitter, receiver, transmitter half-duplex, receiver half-duplex and shutdown. The RS_TOP block is intended to output reference currents and voltage for RX_LVDS, RX_LVDS_R, TX_LVDS and TX_RX_LVDS drivers as well as for bias block. Composing of LVDS library components allows to design a device with up to 16 pairs of data channels and 2 pairs of synchronization channels.
查看 1.25 Gbps LVDS IPs library 详细介绍:
- 查看 1.25 Gbps LVDS IPs library 完整数据手册
- 联系 1.25 Gbps LVDS IPs library 供应商
LVDS IP
- Bi-Directional LVDS with LVCMOS
- TSMC 3nm (N3E) 1.5V LVDS
- TSMC 3nm (N3E) 1.2V LVDS Tx/Rx with 1.8V BGR
- Display LVDS/MIPI D-PHY/sub-LVDS combo Transmitter 1.0G/2.5G/1.0Gbps 10-Lane
- LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
- Display LVDS single link/dual link Transmitter 1.12Gbps 8-Lane