Breakthrough Software and Methodology Enables Fast and Insightful IC Design Debugging and Optimization
San Jose, CA. August 24, 2021 -- Diakopto announced today that eTopus, a pioneer of ultra-high speed ADC/DSP-based SerDes for wireline applications, has chosen the ParagonX platform and methodology for integrated circuits (IC) debugging and design improvement. ParagonX empowers eTopus engineers to quickly find the root causes of bottlenecks caused by layout parasitics, delivering actionable insights into how to fix and fully optimize their IC designs.
eTopus designs ultra-high speed mixed-signal semiconductor solutions for high-performance computing and data center applications. Their ultra-high speed SerDes IP has been adopted by global Tier-1 players and is used in networking, storage, 5G, and AI applications. The company’s ePHY™ product line features a scalable system architecture that supports a wide range of data rates and wide range of insertion losses.
“We have adopted ParagonX to speed up the development and tapeouts for multiple generations of our SerDes technology,” said Harry Chan, CEO of eTopus. “Layout parasitics have become one of the dominant problems in IC design. ParagonX stands alone in superior ease-of-use, analysis speed and in conveying insights that drive design improvements. This has helped us develop higher quality and lower power SerDes IP at a much faster rate.”
Parasitics are unintended elements in IC designs that degrade a circuit’s performance, precision, power efficiency, robustness, and reliability. The ever-increasing need for higher density, faster speed, and greater precision, coupled with continued migration to more advanced technology nodes have elevated their impact on IC design. The power-performance-area (PPA) metric and time-to-market of modern ICs are now dominated by on-chip interconnects and layout parasitics. Debugging these design problems – and addressing the underlying issues causing them – has become extraordinarily difficult, tedious, and time-consuming.
ParagonX offers a new methodology that delivers insights to assist design, layout and CAD engineers to quickly and easily pinpoint bottlenecks and the sources of IC design problems caused by parasitics. It is orders of magnitude faster than other EDA solutions, and helps engineers quickly find the few critical parasitic elements (out of thousands, millions, or billions) responsible for bottlenecks, choke points and weak areas.
“We are thrilled to count eTopus among the group of technology leaders embracing the ParagonX methodology and solution,” commented Maxim Ershov, CEO and CTO of Diakopto. “Layout parasitics are now ubiquitous and are especially challenging in ultra-high speed and high-performance designs. It is gratifying that ParagonX is enabling companies like eTopus to tackle these challenges.”
ParagonX offers superior ease-of-use and a unique out-of-the-box experience that enables novice users to get started with minimal training. The tool does not require complicated setup, configuration, CAD support, or foundry qualification. This highly intuitive and versatile methodology enables rapid adoption by new users and design teams. In addition, it improves the collaboration between IC design and layout engineers by providing a platform on which they can jointly analyze, visualize, debug and optimize parasitics-related issues.
About Diakopto Inc.
Diakopto develops out-of-the-box analysis, visualization, and optimization tools for complex IC designs, with the primary focus on layout parasitics. We empower IC design, layout, and CAD engineers at over 30 industry-leading companies to quickly find and resolve design problems, increase productivity, and accelerate time-to-market. Our software platform and methodology are designed to deliver easy-to-use, intuitive, and fast functionalities, producing clear, visual, and actionable results. Diakopto is headquartered in San Jose, CA. www.diakopto.com
About eTopus Technology Inc.
eTopus is an innovator and technology leader in high performance, DSP-based, mixed-signal, ultra-high-speed semiconductor interconnect solutions. Our ultra-high-speed SerDes IP is adopted by global Tier-1 players to be used in networking, storage, 5G, and AI applications. eTopus is a VC-backed startup headquartered in the center of Silicon Valley where our innovations and advanced architectures are developed. Multiple locations are set up globally in USA, Europe and Greater China to provide sales, design and customer support. www.etopus.com