Search IP on Altera

I2C Master / Slave Controller with FIFO (AXI & AXI-Lite Bus)

I2C Bus Master / Slave Controller Interface with FIFO

Local Interconnect Network (LIN) Soft Controller IP

Serial Peripheral Interface – Master/Slave with single, dual, quad and octal SPI Bus support

Security Enclave IP based on RISC-V

• Secure Boot
• Firmware update in the field
• Secure key storage

Crypto Coprocessor (Premium)

• Scalable architecture and crypto engines for optimal performance/resource usage
• Configurable for perfect application fit

Crypto Coprocessor (Compact)

• Scalable architecture and crypto engines for optimal performance/resource usage
• Configurable for perfect application fit

Fusion Recurrent Neural Network (RNN) Accelerator

• MAC utilization up to 99%
• Energy efficiency 2.06 TOPS/W
• Peak performance can scale up to 204.8 GOPS

SM4-XTS Multi-Booster

• ASIC and FPGA
• High throughput
• Scalable solution

2K TICO-RAW Encoder / Decoder for RAW CFA sensor data

8K TICO-RAW Encoder / Decoder for RAW CFA sensor data

• Lossless quality down to 1 bpp
• Up to 100 Megapixels
• Robust over multiple encoding/decoding generations

I2C Slave