400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
UMC 40nm LP/RVT 1P10M Logic Process, 1.1V Analog ESD IO cell Library
查看 UMC 40nm LP/RVT 1P10M Logic Process, 1.1V Analog ESD IO cell Library 详细介绍:
- 查看 UMC 40nm LP/RVT 1P10M Logic Process, 1.1V Analog ESD IO cell Library 完整数据手册
- 联系 UMC 40nm LP/RVT 1P10M Logic Process, 1.1V Analog ESD IO cell Library 供应商