You are here:
eDP1.4 Transmitter Controller
INNO eDP TX offers a simple implementation and integration for system on chip (SOC) design targeting consumer electronics, with functionality to transmit digital television audiovisual signals from system motherboard (CPU/GPU chipset) to the display panel. This IP provided by Innosilicon supports all standard and high-definition consumer electronics video formats including FHD 1920x1080 @ 60Hz and up to 24-bit WQXGA 2560x1600 @ 60Hz.
INNO eDP TX is optimized for Reduced Bit Rate (1.62Gbps), High Bit Rate (2.7Gbps), High Bit Rate2 (5.4Gbps) as well as optional High Bit Rate3 (8.1Gbps) High-Definition applications with robust timing and small silicon area in a wide range of processes. It contains analog circuits with programmable pre-emphasis, slew rate, output voltage swing and resistor values to drive transmit data with optimal signal quality and distance to an eDP sink device. All eDP components are well supported in this IP, including all I/O Library, high-performance wide-range PLL, plus the data symbol synchronization/serialization unit.
INNO eDP TX helps reduce system design complexity and cost by accommodating features like an optional I2C slave interface with 5V tolerance and hot plug detection pins. And it is available from 130nm to 14nm CMOS processes.
As a part of the Innosilicon portfolio of leading edge transmitter interface IPs, the Innosilicon eDP Transmitter is performance optimized, modular designed and easy to integrate into any motherboard SoC. Preassembled hard Macro IP components are provided for immediate instantiation into an IC design.
INNO eDP TX is optimized for Reduced Bit Rate (1.62Gbps), High Bit Rate (2.7Gbps), High Bit Rate2 (5.4Gbps) as well as optional High Bit Rate3 (8.1Gbps) High-Definition applications with robust timing and small silicon area in a wide range of processes. It contains analog circuits with programmable pre-emphasis, slew rate, output voltage swing and resistor values to drive transmit data with optimal signal quality and distance to an eDP sink device. All eDP components are well supported in this IP, including all I/O Library, high-performance wide-range PLL, plus the data symbol synchronization/serialization unit.
INNO eDP TX helps reduce system design complexity and cost by accommodating features like an optional I2C slave interface with 5V tolerance and hot plug detection pins. And it is available from 130nm to 14nm CMOS processes.
As a part of the Innosilicon portfolio of leading edge transmitter interface IPs, the Innosilicon eDP Transmitter is performance optimized, modular designed and easy to integrate into any motherboard SoC. Preassembled hard Macro IP components are provided for immediate instantiation into an IC design.
查看 eDP1.4 Transmitter Controller 详细介绍:
- 查看 eDP1.4 Transmitter Controller 完整数据手册
- 联系 eDP1.4 Transmitter Controller 供应商
eDP/DP IP
- eDP1.4/DP1.4 TX IP PHY
- eDP1.4/DP1.3 TX Link IP
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 28HPC+
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 28HPC
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 40SP
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 40LP