40 Gigabit Ethernet MAC, Low latency, Low gate count
The world’s first and only Universal Ethernet MAC. The Universal MAC supports all Ethernet speeds from 1GE to 400GE with a single source code base. The core targets FPGA and ASIC operation. The user transmit & receive interface is through a user programmable FIFO. The FIFO can run synchronous or asynchronous, and the FIFO width is programmable by the user. The line interface is through xMII. The core is plug and play with any PCS running xMII, or it can be delivered with a Tamba PCS core.
查看 40 Gigabit Ethernet MAC, Low latency, Low gate count 详细介绍:
- 查看 40 Gigabit Ethernet MAC, Low latency, Low gate count 完整数据手册
- 联系 40 Gigabit Ethernet MAC, Low latency, Low gate count 供应商