MIPI D-PHY for TSMC
Extended MIPI CSI2 Serial Video Receiver, 64 bits, 8 data lanes, 4 pixels/clock
25G Ethernet PHY in TSMC (16nm, 12nm, N7)
GDDR6 PHY IP for 12nm
Rambus宣布推出业界首款HBM4控制器IP，加速下一代AI工作负载
Imagination DXS GPU 已获得ASIL-B官方认证
M31推出台积电5奈米制程的USB4 IP，助力新一代高效能高速数据传输
Creating SoC Designs Better and Faster With Integration Automation
现代系统中的 8051：与 AMBA 总线接口
Time Sensitive Networking for Aerospace
Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?
Post-Quantum Cryptography: Safeguarding the Future of Digital Security
UALink™ Shakes up the Scale-up AI Compute Landscape
保持我的登入状态 what's this?.
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
