You are here:
VESA DSC Encoder
The DesignWare® VESA Display Stream Compression (DSC) Encoder IP provides a video compression solution for up to 10K ultra-high-definition displays over HDMI 2.1, MIPI DSI, and VESA DisplayPort links. The IP enables designers to incorporate visually lossless data compression between the SoC and display to maximize video bandwidth and optimize power, and area for mobile, automotive, and AR/VR applications. Synopsys’ DesignWare VESA DSC IP, consisting of encoder and decoder, is compliant with the latest VESA DSC 1.2a and 1.1 specifications.
The IP interoperates with Synopsys’ DesignWare HDMI, MIPI DSI, and DisplayPort IP solutions to minimize integration risk and accelerate timeto-market. The configurable IP transmits compressed data, distributed across up to 16 parallel slices in real time, to meet the performance and area requirements of target applications.
The DesignWare VESA DSC Encoder IP has been verified against the VESA DSC C-model and 100% coverage tested in an UVM-based verification environment, which is delivered with the IP.
The IP interoperates with Synopsys’ DesignWare HDMI, MIPI DSI, and DisplayPort IP solutions to minimize integration risk and accelerate timeto-market. The configurable IP transmits compressed data, distributed across up to 16 parallel slices in real time, to meet the performance and area requirements of target applications.
The DesignWare VESA DSC Encoder IP has been verified against the VESA DSC C-model and 100% coverage tested in an UVM-based verification environment, which is delivered with the IP.
查看 VESA DSC Encoder 详细介绍：
- 查看 VESA DSC Encoder 完整数据手册
- 联系 VESA DSC Encoder 供应商
VESA DSC IP
- VESA DSC (Display Stream Compression) 1.2a Video Encoder
- VESA DSC (Display Stream Compression) 1.2a Video Decoder
- VESA Display Stream Compression (DSC) IP Core
- MIPI DSI-2 controllers with VESA DSC for high-speed serial interface between application processor and displays
- VESA DSC Decoder
- VESA DSC 1.2a Decoder IP Core for Xilinx FPGAs