You are here:
USB3.2 Gen2 Single Lane Re-Timer IP Core
OpenFive's single lane USB3.2 Gen2 Re-Timer IP is compliant to USB3.2 Appendix E Re-Timer. It includes USB3.2 Gen2 single lane PCS layer. It is validated using FPGA prototype.
查看 USB3.2 Gen2 Single Lane Re-Timer IP Core 详细介绍：
- 查看 USB3.2 Gen2 Single Lane Re-Timer IP Core 完整数据手册
- 联系 USB3.2 Gen2 Single Lane Re-Timer IP Core 供应商