This Peripheral Component Interconnect Express (PCIe) x4 PHY IP supports PCIe3.1 transmission. This is compliant with PCIe Rev3 Base Specification with support of PIPE 4.3 interface spec. Input clock frequency as 25Mhz, the output data rate(serial) supports all three 2.5 Gbps, 5.0 Gbps, 8.0 Gbps. 10 Pads is required and the max clock speed is 500MHz.
Operating Voltage Range :
- 0.99V-1.21V, typical=1.1V
The PHY is Silicon Proven and in Production in various applications.