You are here:
Low Power Fractional PLL IP in TSMC(12/16nm FFC, 22nm ULP/ULL, 28nm HPC+)
M31 LPFPLL is a low-power programmable fractional-N (LPF), phase-locked loop (PLL) for frequency synthesis. It can support a wide range of output frequency with fine resolution, as well as supporting multiple input reference frequencies. M31 LPFPLL is ideal for the use in noisy ASIC/SoC environment due to the excellent supply noise immunity. Lockdetect flag supports real-time monitoring of the phase-locked status. With embedded ESD power clamp circuits and internal initial sequence applied to release from complex configurations and settings, M31 LPFPLL is available as a single macro and can be integrated into any ASIC/SoC easily
查看 Low Power Fractional PLL IP in TSMC(12/16nm FFC, 22nm ULP/ULL, 28nm HPC+) 详细介绍:
- 查看 Low Power Fractional PLL IP in TSMC(12/16nm FFC, 22nm ULP/ULL, 28nm HPC+) 完整数据手册
- 联系 Low Power Fractional PLL IP in TSMC(12/16nm FFC, 22nm ULP/ULL, 28nm HPC+) 供应商
Block Diagram of the Low Power Fractional PLL IP in TSMC(12/16nm FFC, 22nm ULP/ULL, 28nm HPC+)
Low Power Fractional PLL IP
- Very Low Area Fractional-N Frequency Synthesizer PLL
- Aeonic Generate Clock Generation Module [PLL], 8x smaller than fractional analog solutions
- Low Voltage, Low Power Fractional-N PLL
- Low Voltage, Low Power Fractional-N PLLs
- Ultra low Power 1.4GHz Frac-N PLL IP Core
- Ultra-Low Power Fractional PLL IP in in TSMC (12/16nm FFC, 22nm ULP/ULL, 28nm HPC+)