MIPI D-PHY Transmitter - Designed for TSMC 40nmLP for Automotive
64-bit RISC-V application processor core with L2 cache coherence
The core includes integrated L1 data and instruction caches, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like all Codasip RISC-V cores it is possible to create custom instructions using Codasip Studio to extend the ISA and to generate corresponding hardware and software development kits.
查看 64-bit RISC-V application processor core with L2 cache coherence 详细介绍:
- 查看 64-bit RISC-V application processor core with L2 cache coherence 完整数据手册
- 联系 64-bit RISC-V application processor core with L2 cache coherence 供应商
Block Diagram of the 64-bit RISC-V application processor core with L2 cache coherence

RISC-V IP
- TESIC CC EAL5+ Secure Element IP Core
- Intelligent Sensor and Power Management Design Platform
- Digital and mixed-signal IP and ASIC RISC-V reference design for USB Type-C/PD power adapter/charger
- RISC-V processor - 32 bit, 5-stage pipeline
- Low-power 32-bit RISC-V processor
- RISC-V 32bit CPU which supports ISO26262 ASIL D