AXI DMA Back-End Core
Tensilica Vision Q7 DSP
DDR4/3, LPDDR5x/5/4x/4 Memory Controller IP
In-Chip Monitoring Subsystem for Process, Voltage & Temperature (PVT) Monitoring, TSMC N6
Rambus 通过 9.6 Gbps HBM3 内存控制器 IP 大幅提升 AI 性能
Intrinsic ID 推出首款硬件信任根解决方案，以满足汽车市场的功能安全标准
Arteris庆祝Magillem SoC集成自动化产品连续第三年符合汽车行业ISO 26262 TCL1功能安全标准
Streamlining SoC Integration With the Power of Automation
Push-Button NoCs for SoCs
A formal-based approach for efficient RISC-V processor verification
The Evolution of Generative AI up to the Model-Driven Era
Building Verification Infrastructure for Complex PCIe Verification
Rambus Expands Quantum Safe Solutions with Quantum Safe Engine IP
保持我的登入状态 what's this?.
© 2023 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
