Northwest Logic High-performance PCIe-AXI Bridge and/or scatter-gather DMA from Rambus
登入
新来的访客?
Silex Insight 为Andes 提供信任根安全IP解决方案
HDL Design House选用Silicon Frontline的P2P软件进行快速、轻松IR 压降与电阻Mapping
DCD-SEMI凭借其最新IrDA DIRDA IP内核在虚拟现实领域中强化实力
Building security into an AI SoC using CPU features with extensions
Basics of SRAM PUF and how to deploy it for IoT security
Design IP Sales Grew 16.7% in 2020, Best Growth Rate Ever!
SiFive RISC-V Proven in 5nm Silicon
Taking the Wraps Off: Cadence IP Subsystem for PCIe 5.0
© 2021 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.