High-Performance Edge AI Accelerator
DVB-S2X Multi-Carrier Demodulator
4K/ 8K LCEVC Video Encoder
224G Ethernet PHY for TSMC 3nm
银牛视觉AI处理器采用芯原创新的ISP IP
Cadence 推出面向硅设计的全新 Neo NPU IP 和 NeuroWeave SDK，加速设备端和边缘 AI 性能及效率
OPENEDGES 和 VisioNexT 塑造了人工智能视觉 SoCs 的未来
Push-Button NoCs for SoCs
A formal-based approach for efficient RISC-V processor verification
LPDDR5X：重要性与日俱增的移动存储器
New Unified Electrostatic Reliability Analysis Solution Has Your Chip Covered
Formal verification best practices to reach your targets
VESA Display Stream Compression (DSC) Encoder IP Core
保持我的登入状态 what's this?.
© 2023 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
