Integer PLL (40nm - 110nm)
RISC-V 32bit CPU which supports ISO26262 ASIL D
Analog I/O + ESD protection for Die-2-die interfaces
Multi Protocol IO Concentrator (RDC) IP Core for Safe and Secure Ethernet Network
CFX 90nm CIS 工艺反熔丝 OTP 技术进入商业化阶段
Xiphera 获得芬兰商业青年创新公司资助
10Gbps！全球最强LPDDR5/5X IP成功量产
Innolink-国产首个物理层兼容UCIe标准的Chiplet解决方案
Traceability for Embedded Systems
The Elements of Traceability
The design of the NoC is key to the success of large, high-performance compute SoCs
TSMC FINFLEX - Ultimate Performance, Power Efficiency, Density and Flexibility
Introducing Open Access: SoC design for everyone
保持我的登入状态 what's this?.
© 2022 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
